DOWNLOADS | CONTACT US
USA Japan China Korea
TCAD
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
다운로드 및 기술지원
라이센스
PDK Design Flows
Technical Library
Services
Corporate

 
Product Roadmaps
90 Day | 1 Year | 3 Year

CatalystAD

3 Year Development Roadmap

  • Enhance auto-partitioning and function extraction
  • Procedural/behavioral VERILOG output generation (RTL)
  • Pseudo-random vector coverage test program generation (ATPG) in Tetramax format

Last Revised 2/27/2012

Copyright © 1984 - SILVACO, Inc. - 상표 정책 - 개인정보 보호