SmartSpiceRF

3 Year Development Roadmap, 2011 - 2014

• Develop an automated flow for time-domain noise and jitter analysis of integer-N and fractional-N phase locked loop blocks
• Develop environment for the multiple following analyses of Switched Capacitor Filters and Bandgap Reference circuits
• Envelope analyses to support RF, analog and digital modulated techniques